

+5V Single-Supply, 2.2Msps, 14-Bit Self-Calibrating ADC

General Description

The MAX1201 is a 14-bit, monolithic, analog-to-digital converter (ADC) capable of conversion rates up to 2.2Msps. This integrated circuit, built on a CMOS process, uses a fully differential, pipelined architecture with digital error correction and a short self-calibration procedure that corrects for capacitor and gain mismatches and ensures 14-bit linearity at full sample rates. An on-chip track-and-hold (T/H) maintains superb dynamic performance up to the Nyquist frequency. The MAX1201 operates from a single +5V supply.

The fully differential inputs allow an input swing of ±VREF. A single-ended input is also possible using two operational amplifiers. The reference is also differential with the positive reference (RFPF) typically connected to +4.096V and the negative reference (RFNF) tied to analog ground. Additional sensing pins (RFPS, RFNS) are provided to compensate for any resistive divider action that may occur due to finite internal and external resistances.

The power dissipation is typically only 269mW at +5V and a sampling rate of 2.2Msps. The device employs a CMOS compatible, 14-bit parallel, two's complement output data format. The MAX1201 is available in a 44-pin MQFP package and is specified over the commercial temperature (0°C to +70°C) and extended (-40°C to +85°C) temperature ranges.

Applications

xDSL

Instrumentation

Medical Imaging

Scanners

IR Imaging

Spectrum Analysis


Features

- ♦ Monolithic 14-Bit, 2.2Msps ADC
- ♦ Signal-to-Noise Ratio of 83dB
- ♦ Spurious-Free Dynamic Range of 91dB
- ♦ Differential Nonlinearity Error: ±0.3LSB
- ♦ Integral Nonlinearity Error: ±1.2LSB
- ♦ Single +5V Analog Supply, +3V Digital Supply
- ♦ Low Power Dissipation: 269mW
- ♦ On-Demand Self-Calibration
- ◆ Three-State, Two's Complement Output Data

Ordering Information

PART	TEMP. RANGE	PIN-PACKAGE
MAX1201CMH	0°C to +70°C	44 MQFP
MAX1201EMH	-40°C to +85°C	44 MQFP

Pin Configuration



Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

AVDD to AGND, DGND+7V
DV _{DD} to DGND, AGND+7V
DRV _{DD} to DGND, AGND+7V
INP, INN, RFPF, RFPS,
RFNF, RFNS, CLK, CM(AGND - 0.3V) to (AVDD + 0.3V)
Digital Inputs to DGND0.3V to (DV _{DD} + 0.3V)
Digital Output (DAV) to DGND0.3V to (DRV _{DD} + 0.3V)
Other Digital Outputs to DGND0.3V to (DRV _{DD} + 0.3V)

Continuous Power Dissipation (T _A = +70°C 44-Pin MQFP (derate 11.11mW/°C above	
Operating Temperature Ranges (T _A)	•
MAX1201CMH	0°C to +70°C
MAX1201EMH	40°C to +85°C
Storage Temperature Range	65°C to +160°C
Lead Temperature (soldering, 10sec)	+300°C

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS

 $(AV_{DD} = +5V \pm 5\%, DV_{DD} = DRV_{DD} = +3.3V, V_{RFPS} = +4.096V, V_{RFNS} = AGND, V_{CM} = +2.048, V_{IN} = -0.5dBFS, f_{CLK} = 4.5056MHz, digital output load <math>\leq 20pF$, $T_A = T_{MIN}$ to $T_{MAX} = 0^{\circ}C$ to $+70^{\circ}C$, unless otherwise noted. Typical values are at $T_A = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Input Voltage Range (Notes 2, 3)	VIN	Single-ended		4.096	4.5	5 V	
input voltage Range (Notes 2, 3)	VIN	Differential		±4.096	±4.5	1 v	
Input Resistance (Note 4)	Rı			25		kΩ	
Input Capacitance	Cı	Per side in Track Mode		21		pF	
Reference Voltage (Note 3)	V _{REF}			4.096	4.5	V	
Reference Input Resistance			700	1000		Ω	
Resolution (no missing codes; Note 5)	RES	After calibration, guaranteed	14			Bits	
Integral Nonlinearity	INL			±1.2		LSB	
Differential Nonlinearity	DNL		-1	±0.3	+1	LSB	
Offset Error			-0.1	±0.004	+0.1	%FSR	
Gain Error			-5	-1.7	+5	%FSR	
Input-Referred Noise		fCLK		75		μV _{RMS}	
Maximum Sampling Rate	fSAMPLE	fsample = fclk/2	2.2528			Msps	
Conversion Time (Pipeline Delay/Latency)				4		fsample Cycles	
Acquisition Time	tACQ	To full-scale step (0.006%)		100		ns	
Overvoltage Recovery Time	tovr			410		ns	
Aperture Delay	t _{AD}			3		ns	
Full-Power Bandwidth				3.3		MHz	
Small-Signal Bandwidth				78		MHz	

ELECTRICAL CHARACTERISTICS (continued)

 $(AV_{DD} = +5V \pm 5\%, DV_{DD} = DRV_{DD} = +3.3V, V_{RFPS} = +4.096V, V_{RFNS} = AGND, V_{CM} = +2.048, V_{IN} = -0.5 dBFS, f_{CLK} = 4.5056 MHz, digital output load <math>\leq$ 20pF, $T_{A} = T_{MIN}$ to $T_{MAX} = 0^{\circ}C$ to $+70^{\circ}C$, unless otherwise noted. Typical values are at $T_{A} = +25^{\circ}C$.) (Note 1)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
		$f_{IN} = 100.1kHz$	78	83			
Signal-to-Noise Ratio (Note 5)	SNR	$f_{IN} = 502.7kHz$		82		dB	
(14010-3)		$f_{IN} = 1.0021MHz$		81			
0 1 5 0 1 5		$f_{IN} = 100.1kHz$	84	91			
Spurious-Free Dynamic Range (Note 5)	SFDR	$f_{IN} = 502.7kHz$		89		dB	
(14010-3)		$f_{IN} = 1.0021MHz$		86			
T		$f_{IN} = 100.1kHz$		-88	-80		
Total Harmonic Distortion (Note 6)	THD	$f_{IN} = 502.7kHz$		-85		dB	
(Note 0)		$f_{IN} = 1.0021MHz$		-83			
		$f_{IN} = 100.1kHz$	77	82		dB	
Signal-to-Noise Ratio + Distortion (Note 5)	SINAD	$f_{IN} = 502.7kHz$		79			
Distortion (Note 3)		$f_{IN} = 1.0021MHz$		78			
POWER REQUIREMENTS							
Analog Supply Voltage	AV _{DD}		4.75	5	5.25	V	
Analog Supply Current	I(AV _{DD})			53	75	mA	
Digital Supply Voltage	DV _{DD}		3		5.25	V	
Digital Supply Current	I(DV _{DD})			1	2	mA	
Output Drive Supply Voltage	DRV _{DD}		3		DV_DD	V	
Output Drive Supply Current	I(DRV _{DD})	10pF loads on D0-D13 and DAV		0.3	1	mA	
Power Dissipation	PDSS			269	380	mW	
Warm-Up Time				0.1		sec	
Power-Supply Rejection Ratio	PSRR	Offset	55			dB	
rower-supply Rejection Ratio	PORK	Gain	55			d an	

TIMING CHARACTERISTICS

 $(AV_{DD} = +5V, DV_{DD} = DRV_{DD} = +3.3V, f_{CLK} = 4.5056MHz, T_A = T_{MIN} \text{ to } T_{MAX} = 0^{\circ}\text{C} \text{ to } +70^{\circ}\text{C}, \text{ unless otherwise noted. Typical values are at } T_A = +25^{\circ}\text{C}.) \text{ (Note 1)}$

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Conversion Time	tCONV			4/f _{SAMPLE}		ns
Clock Period	tclk			227		ns
Clock High Time	t _{CH}		85	113.5	137	ns
Clock Low Time	t _{CL}		85	113.5	137	ns
Output Delay	top			70	150	ns
DAV Pulse Width	t _{DAV}			1/f _{CLK}		ns
CLK-to-DAV Rising Edge	ts			65	145	ns
Data Access Time	t _{AC}	C _L = 20pF		16	75	ns
Bus Relinquish Time	trel			16	75	ns
Calibration Time	t _{CAL}	ST_CAL = DV _{DD}		17,400		f _{CLK} cycles

DIGITAL INPUT AND OUTPUT CHARACTERISTICS

(AV_{DD} = +5V, DV_{DD} = DRV_{DD} = +3.3V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
Input Low Voltage	VIL				0.8	V	
Input High Voltage	VIH		DV _{DD} - (0.8		V	
Input Capacitance				4.0		pF	
CLK Input Low Voltage	CLKVIL				0.8	V	
CLK Input High Voltage	CLK _{VIH}		AV _{DD} - (0.8		V	
CLK Input Current	ICLK	V _{IN} _ = 0 or DV _{DD}		±1	±10	μΑ	
CLK Input Capacitance	CCLK			9		pF	
District Comment	lu.	V _{IN} _ = 0		±0.1	±10		
Digital Input Current	I _{IN}	$V_{IN} = DV_{DD}$		±0.1	±10	- μΑ	
Output Low Voltage	Vol	I _{SINK} = 1.6mA		70	400	mV	
Output High Voltage	Voh	ISOURCE = 200μA	DV _{DD} - 0.4	DV _{DD} - 0.03		V	
Three-State Leakage Current	ILEAKAGE			±0.1	±10	μΑ	
Three-State Output Capacitance	Соит			3.5		pF	

Note 1: Reference inputs driven by operational amplifiers for Kelvin-sensed operation.

Note 2: For unipolar mode, the analog input voltage, V_{INP}, must be within 0V and V_{REF}, V_{INN} = V_{REF} /2; where V_{REF} = V_{RFPS} - V_{RFNS}. For differential mode, the analog input voltages V_{INP} and V_{INN} must be within 0V and V_{REF}; where V_{REF} = V_{RFPS} - V_{RFNS}. The common-mode voltage of the inputs INP and INN is V_{REF} /2.

Note 3: Minimum and maximum parameters are not tested. Guaranteed by design.

Note 4: Input resistance varies inversely with sample rate.


Note 5: Calibration remains valid for temperature changes within ±20°C and power-supply variations ±5%.

Note 6: All AC specifications are shown for the differential mode.

Typical Operating Characteristics

TWO'S COMPLEMENT OUTPUT CODE


 $(AV_{DD} = +5V, DV_{DD} = DRV_{DD} = +3.3V, V_{RFPS} = +4.096V, V_{RFNS} = AGND, f_{CLK} = 4.5056MHz, differential input, V_{CM} = +2.048V, calibrated, T_A = +25°C, unless otherwise noted.)$




FREQUENCY (Hz)

Typical Operating Characteristics (continued)

 $(AV_{DD} = +5V, DV_{DD} = DRV_{DD} = +3.3V, V_{RFPS} = +4.096V, V_{RFNS} = AGND, f_{CLK} = 4.5056MHz, differential input, V_{CM} = +2.048V, calibrated, T_A = +25°C, unless otherwise noted.)$





Pin Description

PIN	NAME	FUNCTION			
1	ST_CAL	Digital Input to Start Calibration. ST_CAL = 0: Normal conversion mode. ST_CAL = 1: Start self-calibration.			
2, 4, 5	AGND	Analog Ground			
3, 6	AV _{DD}	Analog Power Supply, +5V ±5%			
7	DOR	Data Out-of-Range Bit			
8	D13	Bit 13 (MSB)			
9	D12	Bit 12			
10	D11	Bit 11			
11	D10	Bit 10			
12	D9	Bit 9			
13	D8	Bit 8			
14	D7	Bit 7			
15	D6	Bit 6			
16	DRV _{DD}	Digital Power Supply for the Output Drivers. +3V to +5.25V, DRV _{DD} ≤ DV _{DD} .			
17, 28	DGND	Digital Ground			
18	D5	Bit 5			
19	D4	Bit 4			
20	D3	Bit 3			

Pin Description (continued)

		Pili Description (continued)	
PIN	NAME	FUNCTION	
21	D2	Bit 2	
22	D1	Bit 1	
23	D0	Bit 0 (LSB)	
24	TEST3	Test Pin 3. Leave unconnected.	
25	TEST2	Test Pin 2. Leave unconnected.	
26	TEST1	Test Pin 1. Leave unconnected.	
27, 30	DV _{DD}	Digital Power Supply, +3V to +5.25V.	
31	CLK	Input Clock. Receives power from AVDD to reduce jitter.	
32	DAV	Data Valid Clock. Digital Output. This clock can be used to transfer the data to a memory or any other data-acquisition system.	
33	OE	Output Enable: Digital Input. OE = 0: D0-D13 and DOR are high impedance. OE = 1: All bits are active.	
34	TEST0	Test Pin 0. Leave unconnected.	
35	СМ	Common-Mode Voltage. Analog Input. Drive midway between positive and negative reference voltages.	
36	RFPF	Positive Reference Voltage. Force Input.	
37	RFPS	Positive Reference Voltage. Sense Input.	
38	RFNF	Negative Reference Voltage. Force Input.	
39	RFNS	Negative Reference Voltage, Sense Input.	
40	INP	Positive Input Voltage	
41, 42	N.C.	Not Connected. No internal connection.	
43	INN	Negative Input Voltage	
44	END_CAL	Digital Output for End of Calibration. END_CAL = 0: Calibration in progress. END_CAL = 1: Normal conversion mode.	

Detailed Description

Converter Operation

The MAX1201 is a 14-bit, monolithic, analog-to-digital converter (ADC) capable of conversion rates up to 2.2Msps. It uses a multistage, fully differential, pipelined architecture with digital error correction and self-calibration to provide 90dB (typ) spurious-free dynamic range at a 2.2Msps sampling rate. Its signal-to-noise ratio, harmonic distortion, and intermodulation products are also consistent with 14-bit accuracy up to the Nyquist frequency. This makes the device suitable for applications such as xDSL, digital radio, instrumentation, and imaging.

Figure 1 shows the simplified, internal structure of the ADC. A switched-capacitor pipelined architecture is used to digitize the signal at a high throughput rate. The first four stages of the pipeline use a low resolution quantizer to approximate the input signal. The multiplying digital-to-analog converter (MDAC) stage is used to subtract the quantized analog signal from the input. The residue is then amplified with a fixed gain and passed on to the next stage. The accuracy of the converter is improved by a digital calibration algorithm which corrects for mismatches between the capacitors

in the switched capacitor MDAC. Note that the pipeline introduces latency of four sampling periods between the input being sampled and the output appearing at D13–D0. While the device can handle both single-ended or differential inputs (see *Requirements for Reference and Analog Signal Inputs*), the latter mode of operation will guarantee best THD and SFDR performance. The differential input provides the following advantages compared to a single-ended operation:

- Twice as much signal input span
- Common-mode noise immunity
- Virtual elimination of the even-order harmonics
- Less stringent requirements on the input signal processing amplifiers

Requirements for Reference and Analog Signal Inputs

Fully differential switched capacitor circuits (SC) are used for both the reference and analog inputs (Figure 2). This allows either single-ended or differential signals to be used in the reference and/or analog signal paths. The signal voltage on these pins (INP, INN, RFP_, RFN_) should neither exceed the analog supply rail, AVDD nor fall below ground.




Figure 1. Internal Block Diagram




Figure 2. Simplified MDAC Architecture

Choice of Reference

It is important to choose a low-noise reference, such as the MAX6341, which can provide both excellent load regulation and low temperature drift. The equivalent input circuit for the reference pins is shown in Figure 3. Note that the reference pins drive approximately $1 \mbox{k} \Omega$ of resistance on chip. They also drive a switched capacitor of 21pF. To meet the dynamic performance, the reference voltage is required to settle to 0.0015% within one clock cycle. Carefully choose an appropriate driving circuit (Figure 4). The capacitors at the reference pins (RFPF, RFNF) provide the dynamic charge required during each clock cycle, while the op amps ensure accuracy of the reference signals. These capacitors must have low dielectric-absorption characteristics, such as polystyrene or teflon capacitors.

The reference pins can be connected to either single-ended or differential voltages within the specified maximum levels. Typically, the positive reference pin (RFPF) would be driven to 4.096V, and the negative reference pin (RFNF) connected to analog ground. There are sense pins, RFPS and RFNS, which can be used with external amplifiers to compensate for any resistive drop on these lines, internal or external to the chip. Assure a correct reference voltage by using proper Kelvin connections at the sense pins.

Common-Mode Voltage

The switched capacitor circuit at the analog input allows signals between AGND and the analog power supply. Since the common-mode voltage has a strong influence on the performance of the ADC, the best results are obtained by choosing V_{CM} to be at half the difference between the reference voltages V_{RFP} and V_{RFN}. Achieve




Figure 3. Equivalent Input at the Reference Pins. The sense pins should not draw any DC current.




Figure 4. Drive Circuit for Reference Pins and Common-Mode Pin

this by using a resistive divider between the two reference potentials. Figure 4 shows the driving circuit for good dynamic performance.

Analog Signal Conditioning

For single-ended inputs, the negative analog input pin (INN) is tied to the common-mode voltage pin (CM), and the positive analog input pin (INP) is connected to the input signal. The common-mode voltage of INP must be equal to the common-mode input. To take full advantage of the ADC's superior AC performance up to Nyquist frequency, drive the chip with differential signals. While in communication systems the signals may inherently be available in differential mode, medical and/or other applications may only provide singleended inputs. In this case, convert the single-ended signals into differential ones by using the circuit recommended in Figure 5. Use low-noise, wideband amplifiers, such as the MAX4108, to maintain the signal purity over the full-power bandwidth of the MAX1201. Lowpass or bandpass filters may be required to improve the signal-to-noise-and-distortion ratio of the incoming signal. For low-frequency signals (<100kHz), active filters may be used. For higher frequencies, passive filters are more convenient.




Figure 5. A simple circuit generates differential signals from a single-ended input referred to analog ground. The common-mode voltage at INP and INN is the same as CM.

Single-Ended to Differential Conversion Using Transformers

An alternative single-ended to differential-ended conversion method is a balun transformer such as the CTX03-13675 from Coiltronics. An important benefit of these transformers is their ability to level-shift a single-ended signal, referred to ground on the primary side, to optimum common-mode voltages on the secondary side. At frequencies below 20kHz, the transformer core begins to saturate, causing odd-order harmonics.

Clock Source Requirements

Pipelined ADCs typically need a 50% duty cycle clock. To avoid this constraint, the MAX1201 provides a divide-by-two circuit which relaxes this requirement. The clock generator should be chosen commensurate with the frequency range, amplitude and slew rate of the signal source. If the slew rate of the input signal is low, the jitter requirement on the clock is relaxed. However, if the slew rate is high, the clock jitter needs to be kept at a minimum. For a full-scale amplitude input sine wave, the maximum possible SNR due completely to clock jitter is given by

$$\mathsf{SNR}_{\mathsf{MAX}} = \frac{1}{2 \cdot \pi \cdot \mathsf{f}_{\mathsf{IN}} \cdot \boldsymbol{\sigma}_{\mathsf{JITTER}}}$$

For example, if f_{IN} is 1MHz and σ_{JITTER} is 10ps RMS, then the SNR limit due to jitter is approximately 84dB. Generating such a clock source requires a low-noise comparator and a low-phase noise signal generator. The clock circuit shown in Figure 6 is a possible solution.




Figure 6. Clock Generation Circuit Using Low-Noise Comparator

Calibration Procedure

Since the MAX1201 is based on a pipelined architecture, low-resolution quantizers ("coarse ADCs") are used to approximate the input signal. MDACs of the same resolution are then used to reconstruct the input signal, which is subtracted from the input and the residue is amplified by the switched-capacitor gain stage. This residue is then passed on to the next stage. The accuracy of the MAX1201 is limited by the precision of the MDAC, which is strongly dependent on the matching of the capacitors used. The mismatch between the capacitors is determined and stored in an on-chip memory, which is later used during the conversion of the input signal.

During the calibration procedure, the clock must be running continuously. ST_CAL (start of calibration) is initiated by a positive pulse with a minimum width of four clock cycles but no longer than about 17,400 clock cycles (Figure 8).

The ST_CAL input may be asynchronous with the clock, since it is retimed internally. With ST_CAL activated, END_CAL goes low one or two clock cycles later and remains low until the calibration is complete. During this period, the reference voltages must be stable to less than 0.01%; otherwise, the calibration will be invalid. During calibration, the analog inputs INP and INN are not used; however, better performance is achieved if these inputs are static. Once END_CAL goes high (indicating that the calibration procedure is complete), the ADC is ready for conversion.

Once calibrated, the MAX1201 is insensitive to small changes ($\pm 5\%$) in power supply, voltage, or temperature. Following calibration, if the temperature changes more than ± 20 °C, the device should be recalibrated to maintain optimum performance.




Figure 7. Main Timing Diagram




Figure 8. Timing for Start and End of Calibration




Figure 9. Timing for Bus Access and Bus Relinquish— Controlled by Output Enable (OE)

Two's Complement Output

The MAX1201 outputs data in two's complement format. Table 1 shows how to convert the various full-scale inputs into their two's complement output codes.

_Applications Information

Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution (N bits):

$$SNR(MAX) = (6.02 \cdot N + 1.76)dB$$

In reality, there are other noise sources besides quantization noise including thermal noise, reference noise, clock jitter, etc. Therefore, SNR is computed by taking the ratio of the RMS signal to the RMS noise which includes all spectral components minus the fundamental, the first nine harmonics, and the DC offset.

Table 1. Binary Output Codes

SCALE	OFFSET BINARY	ONE'S COMPLEMENT	TWO'S COMPLEMENT
+FSR - 1LSB	1111 1111	0111 1111	0111 1111
+3/4FSR	1110 0000	0110 0000	0110 0000
+1/2FSR	1100 0000	0100 0000	0100 0000
+1/4FSR	1010 0000	0010 0000	0010 0000
+0	1000 0000	0000 0000	0000 0000
-0		1111 1111	
-1/4FSR	0110 0000	1101 1111	1110 0000
-1/2FSR	0100 0000	1011 1111	1100 0000
-3/4FSR	0010 0000	1001 1111	1010 0000
-FSR +1LSB	0000 0001	1000 0000	1000 0001
-FSR	0000 0000		1000 0000

Signal-to-Noise Plus Distortion (SINAD)

SINAD is the ratio of the fundamental input frequency's RMS amplitude to all other ADC output signals.

SINAD (dB) = 20 · log [Signal_{RMS} / (Noise + Distortion)_{RMS}]

Effective Number of Bits (ENOB)

ENOB indicates the global accuracy of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists only of quantization noise. With an input range equal to the full-scale range of the ADC, the effective number of bits can be calculated as follows:

ENOB = (SINAD - 1.76) / 6.02

Total Harmonic Distortion (THD)

THD is the ratio of the RMS sum of the first nine harmonics of the input signal to the fundamental itself. This is expressed as:

THD =
$$20 \cdot log \left[\frac{\sqrt{\left(V_2^2 + V_3^2 + V_4^2 + \dots + V_9^2\right)}}{V_1} \right]$$

where V_1 is the fundamental amplitude, and V_2 through V_9 are the amplitudes of the 2nd through 9th-order harmonics.

Spurious-Free Dynamic Range (SFDR)

SFDR is the ratio of RMS amplitude of the fundamental (maximum signal component) to the RMS value of the next largest spurious component, excluding DC offset.

Grounding and Power-Supply Decoupling

Grounding and power-supply decoupling strongly influence the performance of the MAX1201. At 14-bit resolution, unwanted digital crosstalk may couple through the input, reference, power supply, and ground connections; this adversely affects the signal-to-noise ratio or spurious-free dynamic range. In addition, electromagnetic interference (EMI) can either couple into or be generated by the MAX1201. Therefore, grounding and power-supply decoupling guidelines should be closely followed.

First, a multilayer, printed circuit board (PCB) with separate ground and power-supply planes is recommended. Run high-speed signal traces on lines directly above the ground plane. Since the MAX1201 has separate analog and digital ground buses (AGND and DGND, respectively), the PCB should also have separate analog and digital ground sections connected at only one point (star ground). Digital signals should run above the digital ground plane and analog signals should run above the analog ground plane. Digital signals should be kept far away from the sensitive analog inputs, reference input senses, common-mode input, and clock input.

The MAX1201 has three power-supply inputs: analog V_{DD} (AV_{DD}), digital V_{DD} (DV_{DD}), and drive V_{DD} (DRV_{DD}). Each AV_{DD} input should be decoupled with parallel ceramic chip capacitors of values $0.1\mu F$ and $0.001\mu F$, with these capacitors as close to the pin as possible and with the shortest possible connection to the ground plane. The DV_{DD} pins should also have separate $0.1\mu F$ capacitors again adjacent to their respective pins, as should the DRV_{DD} pin. Minimize the digital load capacitance. However, if the total load capacitance on each digital output exceeds 20pF, the DRV_{DD} decoupling capacitor should be increased or, preferably, digital buffers should be added.

The power-supply voltages should also be decoupled with large tantalum or electrolytic capacitors at the point the voltages enter the PCB. Ferrite beads with additional decoupling capacitors forming a pi network could also improve performance.

The analog power-supply input (AV_{DD}) for the MAX1201 is typically +5V, while the digital supplies can vary from +5V to +3V. Usually, DV_{DD} and DRV_{DD}

pins are connected to the same power supply. Note that the DV_{DD} supply voltage must be greater than or equal to the DRV_{DD} voltage. For example, a digital +3.3V supply could be connected to DRV_{DD} while a cleaner +5V supply is connected to DV_{DD} resulting in slightly improved performance. Alternatively, the +3.3V supply could be connected to both DRV_{DD} and DV_{DD}. However, the +3.3V supply should **not** be connected to DV_{DD} while the +5V supply is connected to DRV_{DD} (Table 2).


Table 2. Power-Supply-Voltage Combinations

AV _{DD} (V)	DV _{DD} (V)	DRV _{DD} (V)	ALLOWED/ NOT ALLOWED
5	5	5	Allowed
5	5	3.3	Allowed
5	3.3	3.3	Allowed
5	3.3	5	Not Allowed

Chip Information

TRANSISTOR COUNT: 56,577
SUBSTRATE CONNECTED TO AGND

Package Information



MAX1201

+5V Single-Supply, 2.2Msps, 14-Bit Self-Calibrating ADC

NOTES

NOTES

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.